

IFW



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT                      Oceager P. Yee

TITLE                            SYSTEM AND METHOD FOR DEBUGGING  
                                      SYSTEM-ON-CHIPS USING SINGLE OR  
                                      N-CYCLE STEPPING

FILING DATE                    12/29/2003

SERIAL NO.                      10/748,068

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, P.O. Box 1450, Alexandria, VA 22313-1450.

Date of Deposit: 6/14/05

Signature

Thomas J. Onka

Date of Signature: 6/14/05

COMMISSIONER OF PATENTS  
ALEXANDRIA, VA 22313-1450

## Transmittal Letter

Dear Sir:

Enclosed for your consideration is a copy of the Search Report issued by the UK Patent Office in the above matter mailed March 17, 2005 together with the following five (5) references and completed Form PTO 1449:

1. GB Patent No. 2337834 A (01.12.1999);
2. WO 03/065065 A1 (07.08.2003);

3. Article entitled: "Silicon Debug: Scan Chains Alone Are Not Enough" by Gert Jan van Rootselaar and Bart Vermeulen, ITC International Test Conference, 1999 IEEE, pages 892-902;

4. Article entitled: "Hierarchical Data Invalidation Analysis for Scan-Based Debug on Multiple-Clock System Chips" by Sandeep Kumar Goel and Bart Vermeulen, ITC International Test Conference, 2002 IEEE, pages 1103 – 1110; and,

5. Article entitled: "Test and Debug Techniques for Multiple Clock Domain SoC Devices" by Ross R. Youngblood, International Electronics Manufacturing Technology Symposium, 2004 IEEE, pages 202-205.


The references mentioned in the U.K. Search Report are all cited in Category "X".

Kindly have the enclosed documents made a part of Applicant's file.

If any fees are associated with the filing of these documents, kindly charge deposit account 23-3040.


Respectfully submitted,

Oceager P. Yee

By   
Thomas J. Onka  
Attorney for Applicant  
Reg. No. 42,053

Synnestvedt Lechner & Woodbridge LLP  
P.O. Box 592  
Princeton, NJ 08542-0592

Tel (609) 924-3773  
Fax (609) 924-1811



## INFORMATION DISCLOSURE CITATION

(use several sheets if necessary)

Docket Number (Optional)

6002-104US

Application Number

10/748,068

Applicant(s)

Oceager P. Yee

Filing Date

12/29/2003

Group Art Unit

## U.S. PATENT DOCUMENTS

*EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
		5,678,003	10/14/97	Jeffrey S. Brooks			
		5,812,562	09/22/98	Sanghyeon Baeg			
		6,385,742 B1	05/07/02	Graham Kirsch, et al.			
		2002/0138801 A1	09/26/02	Laung-Terng Wang, et al.			

## FOREIGN PATENT DOCUMENTS

	REF	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
							YES	NO
		GB 2 337 834 A	01.12.1999	GB				
		WO 03/065065 A1	07.08.2003					

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	1	"Silicon Debug: Scan Chains Alone Are Not Enough" by Gert Jan van Rootselaar and Bart Vermeulen; ITC International Test Conference; 1999 IEEE, pages 892-902
	2	"Hierarchical Data Invalidation Analysis for Scan-Based Debug on Multiple-Clock System Chips" by Sandeep Kumar Goel and Bart Vermeulen; ITC International Test Conference; 2002 IEEE, pages 1103-1110

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

(Use several sheets if necessary)

**6002-104US**

**10/748,068**

**Oceager P. Yee**

**12/29/2003**

**Group Art Unit**

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

3

**"Test and Debug Techniques for Multiple Clock Domain SoC Devices" by Ross R. Youngblood, Electronics Manufacturing Technology Symposium, 2004 IEEE, pages 202-205**

**DATE CONSIDERED**

**SHEET 2 OF 2**